Abstract: A resilient tracking circuit for suppressing the timing variation of SRAM sense amplifier enable (SAE) signal is proposed. Pipelined replica bitline technique is used to favour the desired design. Simulation results show that the cycle time is reduced by ∼27% owing to ∼70% reduction of the standard deviation of SAE at a 1.05 V supply voltage in 28 nm CMOS technology with four-stage pipeline.
Introduction
Sense amplifier (SA), as an important component, is widely used in SRAM design for improving the cycle time, as well as reducing the power dissipation. However, with the variations of process, voltage and temperature (PVT) existing, the accurate SAE timing is necessary for reliable operation [1, 2, 3, 4, 5, 6, 7, 8, 9, 10] . In order to obtain the optimum timing for SAE, based on the replica bitline (RBL) technique [3] , some timing generation circuits [4, 5, 6, 7, 8, 9, 10] were proposed. Reference [5] gives the analyzation of the existing techniques, and proposes an efficient RBL technique without area-overhead. Compared with that of conventional RBL technique, the standard deviation of SAE timing of it gets 50% reduction, theoretically.
In this paper, in order to further suppress the timing variation of SAE and make the dummy column for reuse, we proposed a pipelined timing tracking circuit. To present the superiority of the proposed circuit, the standard deviation of the proposed circuit is characterized according to the PVT variations. Fig. 1 shows the schemes of conventional and proposed RBLs. The D flip flop (DFF) and the control unit (CTL) are utilized to accomplish the pipeline operation in the proposed design. As shown, with N-stage pipeline and K times replica cells (RCs) used in each operation, the number of the dummy cell (DC) in proposed circuit, X, is equal to R=M À N Á ðK Á PÞ. What the M means is that the capacitance of left RBL (LRBL) or right RBL (RRBL) [5, 6, 7] is equal to C RBL =M. R and P are the number of the total rows and the RCs used, respectively, in conventional RBL.
Proposed pipelined RBL technique
During standby, the both RBLs are pre-charged to the supply voltage, the Q 1 to Q N and Y 1 to Y N are set to low and high voltage, respectively. Once the clock signal arrives, the Q 1 is set to high voltage. Thus, the RRBL starts to discharge. As a result, the inverter inserted overturns. Then, the Q 1 and Q 2 are set to low and high, respectively. Correspondingly, the LRBL starts to discharge. By that analogy, the waveform of the proposed circuit is shown as Fig. 2 (e.g. four-stage pipeline, i.e. N ¼ 4).
According [7, 8] , the mean value and the standard deviation of the conventional SAE timing delay are described as Conv and Conv , respectively.
Moreover, according to the references [8, 9] , with the load capacitance becomes to C RBL =M and K times RCs utilized, the mean value and the standard deviation of the LRBL or RRBL timing delay are Conv =ðM Á KÞ and Conv =ðM Á K ffiffiffiffi K p Þ, respectively. Assume that each pipeline operation is independent, the final mean value and standard deviation of proposed SAE timing will becomes
Þ, respectively. For keeping the mean value of proposed SAE timing delay the same as that of conventional ones, the number of pipeline operation must be equal to M Á K (i.e. N ¼ M Á K). Hence, the final standard deviation of proposed SAE timing can be expressed as ffiffiffiffi ffi M p Conv =N. Especially, assume that N remains constant, when M ¼ 1, the standard deviation of proposed SAE timing is also equal to Conv =K, which is the same as that with parallel replica-bitline Delay addition (MPRDA) technique [10] . The major difference (e.g. when M ¼ 1) is that the MPRDA technique gets the aim owing to K stages timing addition (i.e. Essentially, K columns RBLs are utilized.), while the proposed technique gets the aim with only one column RBL, due to K times RCs utilized in each pipeline operation. Therefore, the proposed pipelined technique is more area-efficient compared with the MPRDA technique.
Simulation results
In order to characterize the efficiency of the proposed scheme in suppressing the variation of the SAE timing, Monte Carlo simulation results, obtained under the conditions of 1.05 V supply voltage, SS corner, 125°C, 256 rows (i.e. R ¼ 256), M ¼ 1, and K ¼ 4, are shown in Fig. 3 . As can be seen, the standard deviation of SAE timing generated by pipelined circuit obtains 69.45% improvement compared with that generated by conventional circuit, owing to 235.89 ps reduction. Generally, the delay time of the SAE timing occupies about half of the cycle time [5, 6, 7, 9, 10] ; hence, the conventional cycle time is 10.52 ns (ð6:26 À 1Þ ns Â 2). According to [5, 6, 7, 9, 10] , three-sigma (3) variation existing is assumed for the SAE timing margin; thus, the SAE timing margin is reduced from 2.038 ns (3 Â 2) to 0.623 ns by applying the proposed circuit. Consequently, the cycle time will have 2.83 ns improvement. Therefore, by applying the proposed circuit, the cycle time is reduced by ∼27% as expected. Under the conditions of
, to verify that the proposed circuit is variation-resilient, the Monte Carlo simulation results according to different voltages and process corners are shown as Table I and Fig. 4 , respectively. Meanwhile, the simulations for Table I and Fig. 4 are accomplished at the worst-speed (SS, 125°C) condition and 1.05 V supply voltage, respectively. As Table I shows, with the assistant circuits existing, the mean value of the proposed SAE timing is larger compared to the conventional counterpart. Nonetheless, the variation (=) of the proposed SAE timing achieves ∼75% reduction as theoretical expectation under varying voltages. Additionally, the 
Conclusions
A pipelined RBL technique is proposed for suppressing the timing variation of the sense amplifier enable signal. Simulation results show that the proposed circuit is variation-resilient compared with the conventional circuit. 
